fa26-cs759 cs759
Lecture 05: Time and Memory Hierarchy Lecture 05: Time and Memory Hierarchy
Content locked
The catalog is public. Reading this content requires approved access.
Sign in to readLecture 05: Time and Memory Hierarchy
Announcements
Code of the day: power-of-two test
Recap and today’s questions
Measuring speed of execution
Wall-clock time and CPU time
Reading a time profile
Clock cycle and the CPU performance equation
RISC versus CISC, in this accounting
SPEC CPU as a mix of instruction mixes
SRAM, DRAM, and the memory wall
SRAM
DRAM
SRAM versus DRAM versus flash
The memory wall
A hierarchy of memories
Cache plus main memory
Typical hierarchy and teaching latencies
Where cache sits in the machine
Intel Core i7 example (CSAPP)
Processor clock versus memory clock
Latency versus working set
Locality
Quiz: what locality is in these examples?